论文标题

实用的动态SC-FLIP极地解码器:算法和实施

Practical Dynamic SC-Flip Polar Decoders: Algorithm and Implementation

论文作者

Ercan, Furkan, Tonnellier, Thibaud, Doan, Nghia, Gross, Warren J.

论文摘要

SC-FLIP(SCF)是一种具有改进性能的低复杂性极性代码解码算法,是高复杂性(CRC)辅助SC-list(CA-SCL)解码的替代方案。但是,SCF的性能提高受到限制,因为它只能校正一个通道错误($ω= 1 $)。动态SCF(DSCF)算法通过解决多个错误($ω\ geq 1 $)来解决此问题,但需要对数和指数计算,这使得它对于实际应用而言是不可行的。在这项工作中,我们提出了简化和近似值,以使DSCF几乎可行。首先,我们将DSCF解码的先验计算减少为恒定近似。然后,我们展示如何将特殊的节点解码技术纳入DSCF算法,从而创建快速DSCF解码。接下来,我们减少特殊节点内的搜索范围,以进一步降低计算复杂性。随后,我们描述了快速DSCF解码器的硬件体系结构,其中我们介绍了其他简化,例如度量标准化和划界器长度减少。所有简化和近似值都显示出对错误纠正性能的影响最小,而报告的FAST-DSCF解码器是唯一可以纠正多个错误的基于SCF的体系结构。使用TSMC合成的Fast-DSCF解码器$ 65 $ nm CMOS技术可以分别获得$ 1.25 $,$ 1.06 $和$ 0.93 $ GBPS吞吐量的$ω\ in \ in \ in \ {1,2,3 \} $。与具有同等性能性能的最先进的快速CA-SCL解码器相比,拟议的解码器最高为$ 5.8 \ times $ $ $。最后,对能量耗散的观察表明,快速DSCF比基于CA-SCL的同行更节能。

SC-Flip (SCF) is a low-complexity polar code decoding algorithm with improved performance, and is an alternative to high-complexity (CRC)-aided SC-List (CA-SCL) decoding. However, the performance improvement of SCF is limited since it can correct up to only one channel error ($ω=1$). Dynamic SCF (DSCF) algorithm tackles this problem by tackling multiple errors ($ω\geq 1$), but it requires logarithmic and exponential computations, which make it infeasible for practical applications. In this work, we propose simplifications and approximations to make DSCF practically feasible. First, we reduce the transcendental computations of DSCF decoding to a constant approximation. Then, we show how to incorporate special node decoding techniques into DSCF algorithm, creating the Fast-DSCF decoding. Next, we reduce the search span within the special nodes to further reduce the computational complexity. Following, we describe a hardware architecture for the Fast-DSCF decoder, in which we introduce additional simplifications such as metric normalization and sorter length reduction. All the simplifications and approximations are shown to have minimal impact on the error-correction performance, and the reported Fast-DSCF decoder is the only SCF-based architecture that can correct multiple errors. The Fast-DSCF decoders synthesized using TSMC $65$nm CMOS technology can achieve a $1.25$, $1.06$ and $0.93$ Gbps throughput for $ω\in \{1,2,3\}$, respectively. Compared to the state-of-the-art fast CA-SCL decoders with equivalent FER performance, the proposed decoders are up to $5.8\times$ more area-efficient. Finally, observations at energy dissipation indicate that the Fast-DSCF is more energy-efficient than its CA-SCL-based counterparts.

扫码加入交流群

加入微信交流群

微信交流群二维码

扫码加入学术交流群,获取更多资源